Suitability of N-ON Recessed Implanted Gate Vertical-Channel SiC JFETs for Optically Triggered 1200 v Solid-State Circuit Breakers

Victor Veliadis, B. Steiner, K. Lawson, S. B. Bayne, D. Urciuoli, H. C. Ha

Research output: Contribution to journalArticlepeer-review

6 Scopus citations

Fingerprint

Dive into the research topics of 'Suitability of N-ON Recessed Implanted Gate Vertical-Channel SiC JFETs for Optically Triggered 1200 v Solid-State Circuit Breakers'. Together they form a unique fingerprint.

Engineering & Materials Science