Suitability of N-ON Recessed Implanted Gate Vertical-Channel SiC JFETs for Optically Triggered 1200 V Solid-State Circuit Breakers

Victor Veliadis, Brian Steiner, Kevin Lawson, Stephen Bayne, D Urciuoli, H Ha

Research output: Contribution to journalArticle

Original languageEnglish
Pages (from-to)874–879
JournalIEEE Journal of Emerging and Selected Topics in Power Electronics
StatePublished - 2016

Fingerprint Dive into the research topics of 'Suitability of N-ON Recessed Implanted Gate Vertical-Channel SiC JFETs for Optically Triggered 1200 V Solid-State Circuit Breakers'. Together they form a unique fingerprint.

  • Cite this