Modeling and optimization of fast-settling time gain-boosted cascode CMOS amplifiers

Yi Yang, David M. Binkley, Changzhi Li

Research output: Chapter in Book/Report/Conference proceedingConference contributionpeer-review

8 Scopus citations

Abstract

Settling time is a very critical performance requirement for CMOS amplifiers in switched-capacitor circuits. The settling mechanism of gain-boosted amplifiers is very complicated. In this paper, the small-signal model for the gain-boosted cascode amplifier is analyzed. The gain bandwidth product and phase margin optimum values for the gain boosting amplifiers used inside gain-boosted cascode amplifiers are given for the minimum settling time. Finally, we present a low-voltage, high-gain and fast-settling time CMOS amplifier.

Original languageEnglish
Title of host publicationIEEE SoutheastCon 2010
Subtitle of host publicationEnergizing Our Future
Pages33-36
Number of pages4
DOIs
StatePublished - 2010
EventIEEE SoutheastCon 2010 Conference: Energizing Our Future - Charlotte-Concord, NC, United States
Duration: Mar 18 2010Mar 21 2010

Publication series

NameConference Proceedings - IEEE SOUTHEASTCON
ISSN (Print)0734-7502

Conference

ConferenceIEEE SoutheastCon 2010 Conference: Energizing Our Future
CountryUnited States
CityCharlotte-Concord, NC
Period03/18/1003/21/10

Keywords

  • Gain boosting amplifier
  • Gain-boosted amplifier
  • Settling time
  • Switched-capacitor circuit

Fingerprint Dive into the research topics of 'Modeling and optimization of fast-settling time gain-boosted cascode CMOS amplifiers'. Together they form a unique fingerprint.

Cite this