Hard-switch stressing of vertical-channel implanted-gate SiC JFETs

K. Lawson, G. Alvarez, S. B. Bayne, V. Veliadis, H. C. Ha, D. Urciuoli, N. El-Hinnawy, P. Borodulin, C. Scozzie

Research output: Contribution to journalArticle

20 Scopus citations

Abstract

A requirement for the commercialization of power SiC transistors is their long-term reliable operation under the hard-switching conditions encountered in the field. Normally ON 1200-V vertical-channel implanted-gate SiC JFETs, designed for high-power bidirectional (four-quadrant) solid-state-circuit- breaker applications, were repetitively hard switched from a 150-V blocking state to an on-state current in excess of eight times the JFET's 250-W/cm 2 rated current. The JFETs were fabricated in seven photolithographic levels with a single masked ion implantation forming the p + gates and guard rings and no epitaxial regrowth. The hard-switch testing was performed using an RLC circuit capable of currents in excess of 200 A with a rise time of 150 A/μs. In this circuit, energy initially stored in the capacitor is discharged to the resistor through the JFET under test. The JFET hard-switch stressing included 1000 shots at each temperature of 25 °C, 50 °C, 100 °C, and 150 °C and at each repetition rate of 1, 5, 10, and 100 Hz for a total of 16000 shots. Peak energies and powers dissipated by the JFET were 7.5 mJ and 9 kW, respectively. JFET conduction and blocking-voltage characteristics remain unchanged after 16000 pulsed hard-switching events, which is indicative of reliable operation and excellent JFET suitability for nondegrading repeated bidirectional high surge-current fault isolation.

Original languageEnglish
Article number6087998
Pages (from-to)86-88
Number of pages3
JournalIEEE Electron Device Letters
Volume33
Issue number1
DOIs
StatePublished - Jan 2012

Keywords

  • 1200 V
  • 4H-SiC
  • Bidirectional
  • JFET
  • fault isolation
  • four quadrants
  • normally ON (N-ON)
  • vertical channel

Fingerprint Dive into the research topics of 'Hard-switch stressing of vertical-channel implanted-gate SiC JFETs'. Together they form a unique fingerprint.

  • Cite this

    Lawson, K., Alvarez, G., Bayne, S. B., Veliadis, V., Ha, H. C., Urciuoli, D., El-Hinnawy, N., Borodulin, P., & Scozzie, C. (2012). Hard-switch stressing of vertical-channel implanted-gate SiC JFETs. IEEE Electron Device Letters, 33(1), 86-88. [6087998]. https://doi.org/10.1109/LED.2011.2172183